User's Manual

SYSTEM DESCRIPTION AND INSTALLATION MANUAL
TCAS 3000 Traffic Alert and Collision Avoidance System
34−43−23
Use or disclosure of information on this page is subject to the restrictions in the proprietary notice of this document.
Page 4−40
15 Dec 2005
Table 4−6. 55−Pin VSI/TRA Interface Descriptions (cont)
Connector Pin
Designation
Functional Description
J1−35 CONFIGURATION STRAP #3 INPUT (NO):
For −86X units, CS3 is paired with CS2 to program the Lighting Curve. See pin 34.
For −88X and −89X units, CS3 is paired with CS8 to program the Filter Time Constant.
See pin 22.
For −84X units, CS3 is paired with CS4 (pin 36) to program the display Range Format.
The following applies: O = Open, G = Ground
CS3 CS4
Pin 35 36 Definition
O O 14 Nautical Mile Range
O G 6 Nautical Mile Range
G O 40 Nautical Mile Range
G G 6 Nautical Mile Range
J1−36 CONFIGURATION STRAP #4 INPUT (NO):
For −84X units, CS4 is paired with CS3 to program the Range Format. See pin 35.
For −86X, −88X, and −89X units, CS4 is paired with CS5 to program the Display Format.
See pin 17.
J1−37 CONFIGURATION STRAP COMMON INPUT:
This pin is the return line for the configuration strapping pins J1−17, 18, 19, 22, and J1−32
thru 36. The VSI/TRA uses configuration strapping so unique aspects of any
given installation may be identified and its functions supported. Each
configuration strap (CS) and its associated function becomes active when
connected to program common (J1−37).
J1−38 115 V ac, 400 HZ POWER INPUT (COMMON):
See pin 40. Connect to aircraft AC ground.
J1−40 115 V ac, 400 HZ POWER INPUT (HIGH):
This pin, along with its return line (pin 38) supplies power to the VSI/TRA. Connect power
through a 1 Amp circuit breaker.
J1−42, 43 5−VOLT LAMP DIMMING INPUT: (J1−42 LOW, J1−43 HIGH)
The VSI/TRA monitors the cockpit lamp voltage bus at pins 42 and 43. This voltage may
be either ac or dc. The back lighting in the VSI/TRA is adjusted by and tracks this voltage
from 0.5 volts to 5 volts. If this input falls below 0.5 volts or is absent, the VSI/TRA sets
itself to a nominal level to prevent the display from going dark due to loss or failure of the
lamp dimming bus.
J1−47, 48 ARINC 429 VERTICAL SPEED NO. 1 BUS INPUT: [J1−47 (A), J1−48 (B)]
This differential pair input is a low speed bus (12.5K bits/second nominal) that receives
ARINC 429 vertical speed data from the primary (#1) digital ADC or the #1 PTM.
J1−49 VERTICAL SPEED VALID DISCRETE OUTPUT:
This discrete output sends bootstrap ARINC 565 vertical speed valid data to the
cross−side display. The output is connected to the Vertical Speed Valid Input (pin J1−5)
of the cross−side display.