System information

FCD 901 48
Issue R2A, 07.2009
XMP1 Release 5.5 System Description
Functioning
Page 3-8 Proprietary Information Aastra
3.5 Functioning
3.5.1 Switching interfaces
SDH
The SDH expansion provides the following interfaces for switching
purposes:
• 2 STM-1 interfaces with 63 x 2 Mbit/s
• 2 STM-4 interfaces with 4 x 63 x 2 Mbit/s
• 10 external 2 Mbit/s interfaces
• 8 internal 2 Mbit/s interfaces to the PDH kernel
PDH
The PDH kernel provides the XMP1 interfaces already known.
3.5.1.1 Switching matrices
The following switching matrices are used for switching the signals applied
to the interfaces:
• AU4 switching matrix
• TU3 switching matrix
• TU12 switching matrix
• BPX64 switching matrix
AU4 switching matrix
To set up lower-order connections, the AU-4 signal must be disassembled
to a VC-4 signal. This is possible by establishing a bidirectional higher-order
connection from AU-4 to VC-4. This connection is no connection in the
usual sense, but represents a tool for disasssembling the AU-4 signal into
its sub-structures.
LPXVC3 switching matrix
The LPXVC3 switching matrix is used to switch VC3 containers between
HOA <--> HOA.
LPXVC12 switching matrix
The LPXVC12 switching matrix is used to switch VC12 containers of
function units LOI 2M, LO2M and HOA.
The external 2 Mbit/s signals are applied via the LPXVC12 switching matrix
to the TU-12s of the HOA.
BPX64 switching matrix
The BPX64 switching matrix is used to apply the 64 kbit/s signals from the
PDH kernel to function group IPMB64/2.